pengsx
/
gateway
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
gateway/drivers/drv_gpio.c

812 lines
20 KiB
C
Raw Blame History

/*
* File : drv_gpio.c
* This file is part of RT-Thread RTOS
* COPYRIGHT (C) 2015, RT-Thread Development Team
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rt-thread.org/license/LICENSE
*
* Change Logs:
* Date Author Notes
* 2017-10-20 ZYH the first version
* 2017-11-15 ZYH update to 3.0.0
*/
#include <rthw.h>
#include <rtdevice.h>
#include <board.h>
#include <rtthread.h>
#include "drivers/pin.h"
#ifdef RT_USING_PIN
#define __CH32_PIN(index, gpio, gpio_index) {index, GPIO##gpio##_CLK_ENABLE, GPIO##gpio, GPIO_Pin_##gpio_index}
#define __CH32_PIN_DEFAULT {-1, 0, 0, 0}
static void GPIOA_CLK_ENABLE(void)
{
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
}
static void GPIOB_CLK_ENABLE(void)
{
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
}
#if (CH32V30X_PIN_NUMBERS >36)
static void GPIOC_CLK_ENABLE(void)
{
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
}
#endif
#if (CH32V30X_PIN_NUMBERS >48)
static void GPIOD_CLK_ENABLE(void)
{
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
}
#endif
#if (CH32V30X_PIN_NUMBERS >64)
static void GPIOE_CLK_ENABLE(void)
{
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOE, ENABLE);
}
#endif
/* CH32 GPIO driver */
struct pin_index
{
int index;
void (*rcc)(void);
GPIO_TypeDef *gpio;
uint32_t pin;
};
static const struct pin_index pins[] =
{
#if (CH32V30X_PIN_NUMBERS == 36)
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(7, A, 0),
__CH32_PIN(8, A, 1),
__CH32_PIN(9, A, 2),
__CH32_PIN(10, A, 3),
__CH32_PIN(11, A, 4),
__CH32_PIN(12, A, 5),
__CH32_PIN(13, A, 6),
__CH32_PIN(14, A, 7),
__CH32_PIN(15, B, 0),
__CH32_PIN(16, B, 1),
__CH32_PIN(17, B, 2),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(20, A, 8),
__CH32_PIN(21, A, 9),
__CH32_PIN(22, A, 10),
__CH32_PIN(23, A, 11),
__CH32_PIN(24, A, 12),
__CH32_PIN(25, A, 13),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(28, A, 14),
__CH32_PIN(29, A, 15),
__CH32_PIN(30, B, 3),
__CH32_PIN(31, B, 4),
__CH32_PIN(32, B, 5),
__CH32_PIN(33, B, 6),
__CH32_PIN(34, B, 7),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
#endif
#if (CH32V30X_PIN_NUMBERS == 48)
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(2, C, 13),
__CH32_PIN(3, C, 14),
__CH32_PIN(4, C, 15),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(10, A, 0),
__CH32_PIN(11, A, 1),
__CH32_PIN(12, A, 2),
__CH32_PIN(13, A, 3),
__CH32_PIN(14, A, 4),
__CH32_PIN(15, A, 5),
__CH32_PIN(16, A, 6),
__CH32_PIN(17, A, 7),
__CH32_PIN(18, B, 0),
__CH32_PIN(19, B, 1),
__CH32_PIN(20, B, 2),
__CH32_PIN(21, B, 10),
__CH32_PIN(22, B, 11),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(25, B, 12),
__CH32_PIN(26, B, 13),
__CH32_PIN(27, B, 14),
__CH32_PIN(28, B, 15),
__CH32_PIN(29, A, 8),
__CH32_PIN(30, A, 9),
__CH32_PIN(31, A, 10),
__CH32_PIN(32, A, 11),
__CH32_PIN(33, A, 12),
__CH32_PIN(34, A, 13),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(37, A, 14),
__CH32_PIN(38, A, 15),
__CH32_PIN(39, B, 3),
__CH32_PIN(40, B, 4),
__CH32_PIN(41, B, 5),
__CH32_PIN(42, B, 6),
__CH32_PIN(43, B, 7),
__CH32_PIN_DEFAULT,
__CH32_PIN(45, B, 8),
__CH32_PIN(46, B, 9),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
#endif
#if (CH32V30X_PIN_NUMBERS == 64)
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(2, C, 13),
__CH32_PIN(3, C, 14),
__CH32_PIN(4, C, 15),
__CH32_PIN(5, D, 0),
__CH32_PIN(6, D, 1),
__CH32_PIN_DEFAULT,
__CH32_PIN(8, C, 0),
__CH32_PIN(9, C, 1),
__CH32_PIN(10, C, 2),
__CH32_PIN(11, C, 3),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(14, A, 0),
__CH32_PIN(15, A, 1),
__CH32_PIN(16, A, 2),
__CH32_PIN(17, A, 3),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(20, A, 4),
__CH32_PIN(21, A, 5),
__CH32_PIN(22, A, 6),
__CH32_PIN(23, A, 7),
__CH32_PIN(24, C, 4),
__CH32_PIN(25, C, 5),
__CH32_PIN(26, B, 0),
__CH32_PIN(27, B, 1),
__CH32_PIN(28, B, 2),
__CH32_PIN(29, B, 10),
__CH32_PIN(30, B, 11),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(33, B, 12),
__CH32_PIN(34, B, 13),
__CH32_PIN(35, B, 14),
__CH32_PIN(36, B, 15),
__CH32_PIN(37, C, 6),
__CH32_PIN(38, C, 7),
__CH32_PIN(39, C, 8),
__CH32_PIN(40, C, 9),
__CH32_PIN(41, A, 8),
__CH32_PIN(42, A, 9),
__CH32_PIN(43, A, 10),
__CH32_PIN(44, A, 11),
__CH32_PIN(45, A, 12),
__CH32_PIN(46, A, 13),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(49, A, 14),
__CH32_PIN(50, A, 15),
__CH32_PIN(51, C, 10),
__CH32_PIN(52, C, 11),
__CH32_PIN(53, C, 12),
__CH32_PIN(54, D, 2),
__CH32_PIN(55, B, 3),
__CH32_PIN(56, B, 4),
__CH32_PIN(57, B, 5),
__CH32_PIN(58, B, 6),
__CH32_PIN(59, B, 7),
__CH32_PIN_DEFAULT,
__CH32_PIN(61, B, 8),
__CH32_PIN(62, B, 9),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
#endif
#if (CH32V30X_PIN_NUMBERS == 100)
__CH32_PIN_DEFAULT,
__CH32_PIN(1, E, 2),
__CH32_PIN(2, E, 3),
__CH32_PIN(3, E, 4),
__CH32_PIN(4, E, 5),
__CH32_PIN(5, E, 6),
__CH32_PIN_DEFAULT,
__CH32_PIN(7, C, 13),
__CH32_PIN(8, C, 14),
__CH32_PIN(9, C, 15),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(15, C, 0),
__CH32_PIN(16, C, 1),
__CH32_PIN(17, C, 2),
__CH32_PIN(18, C, 3),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(23, A, 0),
__CH32_PIN(24, A, 1),
__CH32_PIN(25, A, 2),
__CH32_PIN(26, A, 3),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(29, A, 4),
__CH32_PIN(30, A, 5),
__CH32_PIN(31, A, 6),
__CH32_PIN(32, A, 7),
__CH32_PIN(33, C, 4),
__CH32_PIN(34, C, 5),
__CH32_PIN(35, B, 0),
__CH32_PIN(36, B, 1),
__CH32_PIN(37, B, 2),
__CH32_PIN(38, E, 7),
__CH32_PIN(39, E, 8),
__CH32_PIN(40, E, 9),
__CH32_PIN(41, E, 10),
__CH32_PIN(42, E, 11),
__CH32_PIN(43, E, 12),
__CH32_PIN(44, E, 13),
__CH32_PIN(45, E, 14),
__CH32_PIN(46, E, 15),
__CH32_PIN(47, B, 10),
__CH32_PIN(48, B, 11),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(51, B, 12),
__CH32_PIN(52, B, 13),
__CH32_PIN(53, B, 14),
__CH32_PIN(54, B, 15),
__CH32_PIN(55, D, 8),
__CH32_PIN(56, D, 9),
__CH32_PIN(57, D, 10),
__CH32_PIN(58, D, 11),
__CH32_PIN(59, D, 12),
__CH32_PIN(60, D, 13),
__CH32_PIN(61, D, 14),
__CH32_PIN(62, D, 15),
__CH32_PIN(63, C, 6),
__CH32_PIN(64, C, 7),
__CH32_PIN(65, C, 8),
__CH32_PIN(66, C, 9),
__CH32_PIN(67, A, 8),
__CH32_PIN(68, A, 9),
__CH32_PIN(69, A, 10),
__CH32_PIN(70, A, 11),
__CH32_PIN(71, A, 12),
__CH32_PIN(72, A, 13),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
__CH32_PIN(76, A, 14),
__CH32_PIN(77, A, 15),
__CH32_PIN(78, C, 10),
__CH32_PIN(79, C, 11),
__CH32_PIN(80, C, 12),
__CH32_PIN(81, D, 0),
__CH32_PIN(82, D, 1),
__CH32_PIN(83, D, 2),
__CH32_PIN(84, D, 3),
__CH32_PIN(85, D, 4),
__CH32_PIN(86, D, 5),
__CH32_PIN(87, D, 6),
__CH32_PIN(88, D, 7),
__CH32_PIN(89, B, 3),
__CH32_PIN(90, B, 4),
__CH32_PIN(91, B, 5),
__CH32_PIN(92, B, 6),
__CH32_PIN(93, B, 7),
__CH32_PIN_DEFAULT,
__CH32_PIN(95, B, 8),
__CH32_PIN(96, B, 9),
__CH32_PIN(97, E, 0),
__CH32_PIN(98, E, 1),
__CH32_PIN_DEFAULT,
__CH32_PIN_DEFAULT,
#endif
};
struct pin_irq_map
{
rt_uint16_t pinbit;
IRQn_Type irqno;
};
static const struct pin_irq_map pin_irq_map[] =
{
{GPIO_Pin_0, EXTI0_IRQn},
{GPIO_Pin_1, EXTI1_IRQn},
{GPIO_Pin_2, EXTI2_IRQn},
{GPIO_Pin_3, EXTI3_IRQn},
{GPIO_Pin_4, EXTI4_IRQn},
{GPIO_Pin_5, EXTI9_5_IRQn},
{GPIO_Pin_6, EXTI9_5_IRQn},
{GPIO_Pin_7, EXTI9_5_IRQn},
{GPIO_Pin_8, EXTI9_5_IRQn},
{GPIO_Pin_9, EXTI9_5_IRQn},
{GPIO_Pin_10, EXTI15_10_IRQn},
{GPIO_Pin_11, EXTI15_10_IRQn},
{GPIO_Pin_12, EXTI15_10_IRQn},
{GPIO_Pin_13, EXTI15_10_IRQn},
{GPIO_Pin_14, EXTI15_10_IRQn},
{GPIO_Pin_15, EXTI15_10_IRQn},
};
struct rt_pin_irq_hdr pin_irq_hdr_tab[] =
{
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
{ -1, 0, RT_NULL, RT_NULL},
};
#define ITEM_NUM(items) sizeof(items) / sizeof(items[0])
const struct pin_index *get_pin(uint8_t pin)
{
const struct pin_index *index;
if (pin < ITEM_NUM(pins))
{
index = &pins[pin];
if (index->index == -1)
index = RT_NULL;
}
else
{
index = RT_NULL;
}
return index;
};
void ch32_pin_write(rt_device_t dev, rt_base_t pin, rt_base_t value)
{
const struct pin_index *index;
index = get_pin(pin);
if (index == RT_NULL)
{
return;
}
GPIO_WriteBit(index->gpio, index->pin, (BitAction)value);
}
int ch32_pin_read(rt_device_t dev, rt_base_t pin)
{
int value;
const struct pin_index *index;
value = PIN_LOW;
index = get_pin(pin);
if (index == RT_NULL)
{
return value;
}
value = GPIO_ReadInputDataBit(index->gpio, index->pin);
return value;
}
void ch32_pin_mode(rt_device_t dev, rt_base_t pin, rt_base_t mode)
{
const struct pin_index *index;
GPIO_InitTypeDef GPIO_InitStruct;
index = get_pin(pin);
if (index == RT_NULL)
{
return;
}
/* GPIO Periph clock enable */
index->rcc();
/* Configure GPIO_InitStructure */
GPIO_InitStruct.GPIO_Pin = index->pin;
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
if (mode == PIN_MODE_OUTPUT)
{
/* output setting */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_PP;
}
else if (mode == PIN_MODE_INPUT_AIN)
{
/* input setting: analog input. */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AIN;
}
else if (mode == PIN_MODE_INPUT)
{
/* input setting: float input. */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
}
else if (mode == PIN_MODE_INPUT_PULLDOWN)
{
/* input setting: pull down. */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IPD;
}
else if (mode == PIN_MODE_INPUT_PULLUP)
{
/* input setting: pull up. */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IPU;
}
else if (mode == PIN_MODE_OUTPUT_OD)
{
/* output setting: od. */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_OD;
}
else if (mode == PIN_MODE_OUTPUT_AF_OD)
{
/* output setting: af od. */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_OD;
}
else if (mode == PIN_MODE_OUTPUT_AF_PP)
{
/* output setting: af pp. */
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
}
GPIO_Init(index->gpio, &GPIO_InitStruct);
}
rt_inline rt_int32_t bit2bitno(rt_uint32_t bit)
{
int i;
for (i = 0; i < 32; i++)
{
if ((0x01 << i) == bit)
{
return i;
}
}
return -1;
}
rt_inline const struct pin_irq_map *get_pin_irq_map(uint32_t pinbit)
{
rt_int32_t mapindex = bit2bitno(pinbit);
if (mapindex < 0 || mapindex >= ITEM_NUM(pin_irq_map))
{
return RT_NULL;
}
return &pin_irq_map[mapindex];
};
rt_err_t ch32_pin_attach_irq(struct rt_device *device, rt_int32_t pin,
rt_uint32_t mode, void (*hdr)(void *args), void *args)
{
const struct pin_index *index;
rt_base_t level;
rt_int32_t irqindex = -1;
index = get_pin(pin);
if (index == RT_NULL)
{
return RT_ENOSYS;
}
irqindex = bit2bitno(index->pin);
if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
{
return RT_ENOSYS;
}
level = rt_hw_interrupt_disable();
if (pin_irq_hdr_tab[irqindex].pin == pin &&
pin_irq_hdr_tab[irqindex].hdr == hdr &&
pin_irq_hdr_tab[irqindex].mode == mode &&
pin_irq_hdr_tab[irqindex].args == args)
{
rt_hw_interrupt_enable(level);
return RT_EOK;
}
if (pin_irq_hdr_tab[irqindex].pin != -1)
{
rt_hw_interrupt_enable(level);
return RT_EBUSY;
}
pin_irq_hdr_tab[irqindex].pin = pin;
pin_irq_hdr_tab[irqindex].hdr = hdr;
pin_irq_hdr_tab[irqindex].mode = mode;
pin_irq_hdr_tab[irqindex].args = args;
rt_hw_interrupt_enable(level);
return RT_EOK;
}
rt_err_t ch32_pin_dettach_irq(struct rt_device *device, rt_int32_t pin)
{
const struct pin_index *index;
rt_base_t level;
rt_int32_t irqindex = -1;
index = get_pin(pin);
if (index == RT_NULL)
{
return RT_ENOSYS;
}
irqindex = bit2bitno(index->pin);
if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
{
return RT_ENOSYS;
}
level = rt_hw_interrupt_disable();
if (pin_irq_hdr_tab[irqindex].pin == -1)
{
rt_hw_interrupt_enable(level);
return RT_EOK;
}
pin_irq_hdr_tab[irqindex].pin = -1;
pin_irq_hdr_tab[irqindex].hdr = RT_NULL;
pin_irq_hdr_tab[irqindex].mode = 0;
pin_irq_hdr_tab[irqindex].args = RT_NULL;
rt_hw_interrupt_enable(level);
return RT_EOK;
}
rt_err_t ch32_pin_irq_enable(struct rt_device *device, rt_base_t pin,
rt_uint32_t enabled)
{
const struct pin_index *index;
const struct pin_irq_map *irqmap;
rt_base_t level;
rt_int32_t irqindex = -1;
rt_uint8_t gpio_port_souce=0;
GPIO_InitTypeDef GPIO_InitStruct;
EXTI_InitTypeDef EXTI_InitStructure;
index = get_pin(pin);
if (index == RT_NULL)
{
return RT_ENOSYS;
}
if (enabled == PIN_IRQ_ENABLE)
{
irqindex = bit2bitno(index->pin);
if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
{
return RT_ENOSYS;
}
level = rt_hw_interrupt_disable();
if (pin_irq_hdr_tab[irqindex].pin == -1)
{
rt_hw_interrupt_enable(level);
return RT_ENOSYS;
}
irqmap = &pin_irq_map[irqindex];
/* GPIO Periph clock enable */
index->rcc();
RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO,ENABLE);
/* Configure GPIO_InitStructure */
GPIO_InitStruct.GPIO_Pin = index->pin;
GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
EXTI_InitStructure.EXTI_Line=index->pin;
EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
EXTI_InitStructure.EXTI_LineCmd = ENABLE;
switch (pin_irq_hdr_tab[irqindex].mode)
{
case PIN_IRQ_MODE_RISING:
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IPD;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
break;
case PIN_IRQ_MODE_FALLING:
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IPU;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
break;
case PIN_IRQ_MODE_RISING_FALLING:
GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising_Falling;
break;
}
GPIO_Init(index->gpio, &GPIO_InitStruct);
if(index->gpio==GPIOA) gpio_port_souce=GPIO_PortSourceGPIOA;
if(index->gpio==GPIOB) gpio_port_souce=GPIO_PortSourceGPIOB;
if(index->gpio==GPIOC) gpio_port_souce=GPIO_PortSourceGPIOC;
if(index->gpio==GPIOD) gpio_port_souce=GPIO_PortSourceGPIOD;
if(index->gpio==GPIOE) gpio_port_souce=GPIO_PortSourceGPIOE;
GPIO_EXTILineConfig(gpio_port_souce,(rt_uint8_t)irqindex);
EXTI_Init(&EXTI_InitStructure);
NVIC_SetPriority(irqmap->irqno,5<<4);
NVIC_EnableIRQ( irqmap->irqno );
rt_hw_interrupt_enable(level);
}
else if (enabled == PIN_IRQ_DISABLE)
{
irqmap = get_pin_irq_map(index->pin);
if (irqmap == RT_NULL)
{
return RT_ENOSYS;
}
NVIC_DisableIRQ(irqmap->irqno);
}
else
{
return RT_ENOSYS;
}
return RT_EOK;
}
const static struct rt_pin_ops _ch32_pin_ops =
{
ch32_pin_mode,
ch32_pin_write,
ch32_pin_read,
ch32_pin_attach_irq,
ch32_pin_dettach_irq,
ch32_pin_irq_enable,
};
int rt_hw_pin_init(void)
{
int result;
result = rt_device_pin_register("pin", &_ch32_pin_ops, RT_NULL);
return result;
}
INIT_BOARD_EXPORT(rt_hw_pin_init);
rt_inline void pin_irq_hdr(int irqno)
{
if (pin_irq_hdr_tab[irqno].hdr)
{
pin_irq_hdr_tab[irqno].hdr(pin_irq_hdr_tab[irqno].args);
}
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
pin_irq_hdr(bit2bitno(GPIO_Pin));
}
void EXTI0_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI1_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI2_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI3_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI4_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI9_5_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI15_10_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI0_IRQHandler(void)
{
GET_INT_SP();
rt_interrupt_enter();
if(EXTI_GetITStatus(EXTI_Line0)!=RESET)
{
HAL_GPIO_EXTI_Callback(GPIO_Pin_0);
EXTI_ClearITPendingBit(EXTI_Line0);
}
rt_interrupt_leave();
FREE_INT_SP();
}
void EXTI1_IRQHandler(void)
{
GET_INT_SP();
rt_interrupt_enter();
if(EXTI_GetITStatus(EXTI_Line1)!=RESET)
{
HAL_GPIO_EXTI_Callback(GPIO_Pin_1);
EXTI_ClearITPendingBit(EXTI_Line1);
}
rt_interrupt_leave();
FREE_INT_SP();
}
void EXTI2_IRQHandler(void)
{
GET_INT_SP();
rt_interrupt_enter();
if(EXTI_GetITStatus(EXTI_Line2)!=RESET)
{
HAL_GPIO_EXTI_Callback(GPIO_Pin_2);
EXTI_ClearITPendingBit(EXTI_Line2);
}
rt_interrupt_leave();
FREE_INT_SP();
}
void EXTI3_IRQHandler(void)
{
GET_INT_SP();
rt_interrupt_enter();
if(EXTI_GetITStatus(EXTI_Line3)!=RESET)
{
HAL_GPIO_EXTI_Callback(GPIO_Pin_3);
EXTI_ClearITPendingBit(EXTI_Line3);
}
rt_interrupt_leave();
FREE_INT_SP();
}
void EXTI4_IRQHandler(void)
{
GET_INT_SP();
rt_interrupt_enter();
if(EXTI_GetITStatus(EXTI_Line4)!=RESET)
{
HAL_GPIO_EXTI_Callback(GPIO_Pin_4);
EXTI_ClearITPendingBit(EXTI_Line4);
}
rt_interrupt_leave();
FREE_INT_SP();
}
void EXTI9_5_IRQHandler(void)
{
GET_INT_SP();
rt_interrupt_enter();
if( (EXTI_GetITStatus(EXTI_Line5)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line6)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line7)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line8)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line9)!=RESET) )
{
HAL_GPIO_EXTI_Callback(GPIO_Pin_5);
HAL_GPIO_EXTI_Callback(GPIO_Pin_6);
HAL_GPIO_EXTI_Callback(GPIO_Pin_7);
HAL_GPIO_EXTI_Callback(GPIO_Pin_8);
HAL_GPIO_EXTI_Callback(GPIO_Pin_9);
EXTI_ClearITPendingBit(EXTI_Line5|EXTI_Line6|EXTI_Line7|EXTI_Line8|EXTI_Line9);
}
rt_interrupt_leave();
FREE_INT_SP();
}
void EXTI15_10_IRQHandler(void)
{
GET_INT_SP();
rt_interrupt_enter();
if( (EXTI_GetITStatus(EXTI_Line10)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line11)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line12)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line13)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line14)!=RESET)|| \
(EXTI_GetITStatus(EXTI_Line15)!=RESET))
{
HAL_GPIO_EXTI_Callback(GPIO_Pin_10);
HAL_GPIO_EXTI_Callback(GPIO_Pin_11);
HAL_GPIO_EXTI_Callback(GPIO_Pin_12);
HAL_GPIO_EXTI_Callback(GPIO_Pin_13);
HAL_GPIO_EXTI_Callback(GPIO_Pin_14);
HAL_GPIO_EXTI_Callback(GPIO_Pin_15);
EXTI_ClearITPendingBit(EXTI_Line10|EXTI_Line11|EXTI_Line12|EXTI_Line13|EXTI_Line14|EXTI_Line15);
}
rt_interrupt_leave();
FREE_INT_SP();
}
#endif
Reference in New Issue View Git Blame Copy Permalink