111 lines
2.3 KiB
C
111 lines
2.3 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2009-01-05 Bernard first implementation
|
||
|
|
*/
|
||
|
|
#include <stdint.h>
|
||
|
|
#include <rthw.h>
|
||
|
|
#include <rtthread.h>
|
||
|
|
|
||
|
|
#include <gd32f4xx.h>
|
||
|
|
|
||
|
|
// <o> Internal SRAM memory size[Kbytes] <8-64>
|
||
|
|
// <i>Default: 64
|
||
|
|
#ifdef __ICCARM__
|
||
|
|
// Use *.icf ram symbal, to avoid hardcode.
|
||
|
|
extern char __ICFEDIT_region_RAM_end__;
|
||
|
|
#define GD32_SRAM_END &__ICFEDIT_region_RAM_end__
|
||
|
|
#else
|
||
|
|
#define GD32_SRAM_SIZE 128
|
||
|
|
#define GD32_SRAM_END (0x20000000 + GD32_SRAM_SIZE * 1024)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef __CC_ARM
|
||
|
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
||
|
|
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
||
|
|
#elif __ICCARM__
|
||
|
|
#pragma section="HEAP"
|
||
|
|
#define HEAP_BEGIN (__segment_end("HEAP"))
|
||
|
|
#else
|
||
|
|
extern int __bss_end;
|
||
|
|
#define HEAP_BEGIN (&__bss_end)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define HEAP_END GD32_SRAM_END
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief This function is executed in case of error occurrence.
|
||
|
|
* @param None
|
||
|
|
* @retval None
|
||
|
|
*/
|
||
|
|
void Error_Handler(void)
|
||
|
|
{
|
||
|
|
/* USER CODE BEGIN Error_Handler */
|
||
|
|
/* User can add his own implementation to report the HAL error return state */
|
||
|
|
while (1)
|
||
|
|
{
|
||
|
|
}
|
||
|
|
/* USER CODE END Error_Handler */
|
||
|
|
}
|
||
|
|
|
||
|
|
/** System Clock Configuration
|
||
|
|
*/
|
||
|
|
void SystemClock_Config(void)
|
||
|
|
{
|
||
|
|
SysTick_Config(SystemCoreClock / RT_TICK_PER_SECOND);
|
||
|
|
NVIC_SetPriority(SysTick_IRQn, 0);
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
* This is the timer interrupt service routine.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
void SysTick_Handler(void)
|
||
|
|
{
|
||
|
|
/* enter interrupt */
|
||
|
|
rt_interrupt_enter();
|
||
|
|
|
||
|
|
rt_tick_increase();
|
||
|
|
|
||
|
|
/* leave interrupt */
|
||
|
|
rt_interrupt_leave();
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
* This function will initial GD32 board.
|
||
|
|
*/
|
||
|
|
void rt_hw_board_init()
|
||
|
|
{
|
||
|
|
/* NVIC Configuration */
|
||
|
|
#define NVIC_VTOR_MASK 0x3FFFFF80
|
||
|
|
#ifdef VECT_TAB_RAM
|
||
|
|
/* Set the Vector Table base location at 0x10000000 */
|
||
|
|
SCB->VTOR = (0x10000000 & NVIC_VTOR_MASK);
|
||
|
|
#else /* VECT_TAB_FLASH */
|
||
|
|
/* Set the Vector Table base location at 0x08000000 */
|
||
|
|
SCB->VTOR = (0x08000000 & NVIC_VTOR_MASK);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
SystemClock_Config();
|
||
|
|
|
||
|
|
#ifdef RT_USING_COMPONENTS_INIT
|
||
|
|
rt_components_board_init();
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef RT_USING_CONSOLE
|
||
|
|
rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if defined(RT_USING_USER_MAIN) && defined(RT_USING_HEAP)
|
||
|
|
rt_system_heap_init((void *)HEAP_BEGIN, (void *)HEAP_END);
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
/*@}*/
|